


Fig.1



PRECHARGE










Fig.5








Fig.8




Fig.9







Fig.10













Fig.14



402 CROSSBAR SWITCH NETWORK MEMORY BANK M 406 1-TO-N-TRANSITION MEMORY BANK 3 MEMORY BANK 2 404 CROSS POINT MEMORY BANK 1 Fig. 15 400 PORT 2 PORT 3 PORT N PORT 1

Fig.16








Fig.19




Fig.20




Fig.21




Fig.22





Fig.23




Ai: BLOCK ADDRESS


 $\textbf{C}_{\textbf{n},\textbf{n}'}: \textbf{CONFLICT}$ DETECTION SIGNAL

m: BLOCK ADDRESS BIT NUMBER

PBn: PORT BLOCK SIGNAL

SH: EXTERNAL CONTROL SIGNAL





– PBj

Fig.25

쏭

Fig.26 ck sel PEq₁ SELECTOR PB₁ C_{1,N} N-1 PEq₂ PEq₃ $\mathsf{PEq}_{\mathsf{N}}$ C_{1,2} 1 PEq₁ SELECTOR PB₂ C_{2,3} C_{2,4} C_{2,N} N-2 PEq3 PEq4 $\mathsf{PEq}_{\mathsf{N}}$ C_{1,N} C_{2,N} C_{N-1,N} N-1 PEq₁ PEq₂ SELECTOR PBN PEq_{N-1}

PEqN




Fig.28




Fig.29

